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Abstract
1
High temperature has become a major problem for system-on-chip testing. In order to reduce the test 
time while keeping the temperature of the chip under test within a safe range, a thermal-aware test 
scheduling technique is required. This paper presents an approach to minimize the test time and, at the 
same time, prevent the temperature of cores under test going over the given upper limit. We employ test set 
partitioning to divide test sets into shorter test sequences, and add cooling spans between test sequences, 
so that overheating can be avoided. Moreover, test sequences from different test sets are interleaved, in 
order to utilize the cooling spans and the test bus bandwidth for test data transportation, hence the total 
test time is reduced. The test scheduling problem is formulated as a combinatorial optimization problem, 
and we use constraint logic programming to solve it in order to obtain the optimal solution. Experimental 
results have shown the efficiency of the proposed approach. 
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1. Introduction and related work 
Integrated circuits have become more and more complex in order to meet the increasing application 
requirements, consequently raising the production cost. Recently, a core based system-on-chip (SoC) 
design methodology has been proposed to reduce the design complexity by integrating pre-designed and 
pre-verified intellectual property (IP) cores. Although the design cost of such core-based systems has been 
reduced, the cost of testing increases instead, since a larger quantity of test data is required and therefore a 
longer test time is expected [1]. In order to reduce the test time, a lot of research efforts have been devoted 
to increasing the test concurrency by developing advanced test architectures and test scheduling algorithms 
[2, 3, 4, 5, 6, 7, 8, 9]. It is known that the power consumption of a chip during test is much higher than in 
normal operation mode, because of the increased switching activities in the circuits [10, 11]. As a result, 
thermal-safe testing has become more and more important. 
The thermal problem becomes more severe since deep submicron technology is used. The power density 
of the chip dramatically increases since more transistors are integrated into the same area. A direct 
consequence of the increasing power density is the higher junction temperature that poses several problems 
[12, 13, 14, 15]. High junction temperature decreases the carrier mobility of electrons and therefore 
reduces the driving current of CMOS transistors, which consequently degrades the circuit performance. 
The reliability and lifespan of the circuits are also decreased at high temperatures. 
In this paper, we aim to minimize the test time by generating efficient test schedules, while taking into 
account the thermal issue in order to avoid overheating the chip. In the case that the core temperature goes 
beyond an upper limit before the test completion, a test set will be partitioned into shorter test sequences 
and a cooling span is introduced between two consecutive test sequences. Because of the test set 
partitioning and the cooling phase, the test time is substantially increased. Thus we allow the interleaving of test sequences that belong to different test sets, so that test time can be reduced. Based on the test set 
partitioning and interleaving, we propose a test scheduling technique to minimize the test time. 
Several optimization techniques have been proposed to solve the constrained SoC test scheduling 
problem. The optimization objectives can be the test time, memory size, area size, energy/power 
consumption, number of pins, or the number of wires in the test access mechanism (TAM), etc. The 
constraint(s) can be one or multiple factors such as the memory size constraint in a problem of minimizing 
the test power consumption. Usually such constrained optimization problems can be formulated as an 
existing optimization problem, such as the bin packing problem or rectangular packing problem [16, 17]. 
Our previous work [9] solved a test time minimization problem with a power constraint, which was 
formulated as a non-classical two-dimensional rectangular packing problem. 
Recently, thermal-aware test scheduling has attracted a lot of research interests, since this issue has 
become more and more critical for testing high-performance systems. In [26], Liu et al. propose a 
technique to evenly distribute the generated heat across the chip during tests, so that high temperature can 
be avoided. In [27] Rosinger et al. propose algorithms based on clique partitioning to generate thermal-safe 
test schedules with minimized test time. They take into account the adjacency of cores and utilize this 
information to drive the test scheduling and reduce the temperature stress between cores. In this paper, we 
utilize test set partitioning and interleaving to generate thermal-safe test schedules, and provide an 
approach to find the test schedule with the minimum test time. 
The rest of this paper is organized as follows. The next section presents the assumed test architecture. In 
Section 3, the temperature simulation for system-on-chip cores is introduced. In Section 4 the test set 
partitioning and interleaving approach is demonstrated, and a motivational example is given to illustrate 
the thermal-aware test scheduling problem. Section 5 gives the problem formulation. In Section 6, the 
constraint logic programming model used in our work is described. Experimental results are shown in 
Section 7 and the paper is concluded in Section 8. 
 
2. Basic test architecture 
We have assumed a test architecture using a test bus to transport test data between the cores under test 
and an embedded tester or an external automated test equipment (ATE). Each core on the chip is connected 
to the test bus through a number of dedicated TAM wires. The tester has a local memory that stores a 
generated test schedule and all the test patterns for all cores. During the test, the test controller sends the 
test patterns to the test bus, at particular time moments, according to the test schedule. The cores under test 
then get the test patterns transported through the test bus and the test patterns for each activated core are 
applied. Test responses are also transported through the test bus from the core to the tester for analysis. 
Figure 1 gives an example of the assumed test architecture for a system with five cores. In this example, 
an embedded tester consisting of a test controller and a tester memory is integrated on the chip. Test 
patterns are stored in an on-chip memory and are applied through a test bus, such as a dedicated TAM or 
the advanced microcontroller bus architecture (AMBA) [18]. Note that the embedded tester in the example 
can be replaced by an ATE. 
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Figure 1. Basic test architecture 3. SoC temperature simulation 
In order to obtain the temperature of a core during tests, we have employed an architectural-level 
temperature simulator, Hotspot [19,20], to simulate the thermal behavior of the chip under test. HotSpot 
uses a compact thermal model [21] for an assumed circuit packaging configuration which consists of the 
following layers from top to bottom, the heat sink, the heat spreader, thermal interface material, the silicon 
bulk, interconnect layers, I/O pads, the ceramic substrate, and joint balls. There are three major heat flow 
paths in the chip package [20,21]. In the vertical direction to upper layers, heat is generated on the silicon 
bulk and transferred through the thermal interface material, heat spreader, and heat sink to the ambient. In 
the vertical direction to lower layers, heat is conducted from the silicon bulk through the interconnect 
layers, I/O pads, ceramic substrate and joint balls to the printed-circuit board. In the lateral direction, heat 
is conducted between blocks at the same layer.  
Temperature simulation in HotSpot is based on the duality between thermal and electrical quantities [15] 
and the proposed compact thermal model. It divides large blocks into smaller units at different layers and 
builds a network of thermal resistances and capacitances for all units. Taking the chip floorplan and the 
average power consumption of each functional block unit as inputs, HotSpot calculates the instantaneous 
temperature for each unit by deducing the RC network into lumped RC values and solving the first-order 
differential formula with the 4-th order Runge-Kutta method.  
We utilized HotSpot to simulate instantaneous temperatures for the cores being tested. As mentioned 
above, the heat can be transferred vertically and/or laterally. Although both of the two heat flow paths 
conduct heat from the active core to its adjacent unit, they play different roles. The vertical heat transfer 
mainly takes away the heat to the ambient, while the lateral heat path conducts the heat from one core to 
another. Consequently, there are two different scenarios on the temperature distribution across the chip. 
When the vertical heat transfer dominates, the temperature of a core has very little impact on its adjacent 
cores. On the other hand, if the lateral heat transfer is not neglectable, the temperature of a core can have an 
impact on its adjacent cores. Whether this is the case depends on the package construction, materials at 
different layers, and also the physical dimension of the units. 
We assume in this paper that the same packaging configuration as modeled in HotSpot is used for the 
SoC designs, and the contact area size of a core in the vertical direction is much larger than that in the 
lateral direction. Thus the vertical heat transfer dominates the whole heat exchanges in the system and the 
temperature influence between cores is neglectable. This is a typical situation which is the characteristic in 
the most widely used circuits. In Figure 2, the temperature profiles of two adjacent cores under test are 
depicted from the temperature simulation results. Figure 2(a) illustrates the case that Core 1 is tested while 
Core 2 is not. It can be observed that the temperature of Core 2 remains nearly constant even when the 
temperature of Core 1 increases rapidly while it is tested. Figure 2(b) shows the situation that both Core 1 
and Core 2 are tested. By comparing with the temperature curve of Core 1 in Figures 2(a) and 2(b), we can 
see that the temperature of Core 2 does not significantly influence the temperature of Core 1, even when 
Core 2 is tested in parallel. 
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Figure 2. Temperature profiles of two adjacent cores under test 
 4. Test set partitioning and interleaving 
As mentioned in the introduction, the temperature of a core being tested increases as the test time elapse 
until it reaches a steady state temperature. The steady state temperature is usually much higher than an 
upper allowed limit, beyond which the core may be damaged. Therefore, when the temperature of the core 
reaches the upper allowed limit, the test has to be stopped for a period in order to let the core be cooled 
down. When the required cooling has been achieved, the test is restarted. Thus the entire test set is 
partitioned into several test sequences so that the temperature upper limit is not violated. The example in 
Figure 3 illustrates a situation in which a test set TSi is partitioned into four test sequences, namely TSi1, 
TSi2, TSi3, and TSi4 , which successfully avoids violating the upper temperature limit. 
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Figure 3. An example of test set partitioning 
It is useful to generate test partitions of equal length and to keep the cooling spans of identical length as 
well. This significantly reduces the complexity of the test controller. In Figure 3, test sequences TSi2 and 
TSi3 have equal length and all cooling spans between two consecutive test sequences are identical. Note 
that the first test sequence, TSi1, is longer than the normal length, since the core starts with the initial 
temperature which is much lower than the operation temperature during the test. And the last test sequence, 
TSi4 in this example, is usually shorter, since the entire test set has been nearly completed. 
It is obvious that after partitioning a test set into several test sequences, the test bus bandwidth is not 
efficiently utilized, since the bandwidth of the test bus allocated to this test is not utilized during the 
cooling spans. A direct consequence of this is the increased test time. In order to avoid low utilization of 
the test bus and long test times, we use the bus bandwidth allocated to core Ci , during its cooling spans, to 
transport test data for another core Cj (j ≠ i)and test core Cj . Thus typically several tests are interleaved and 
the total test time will be much shortened, without necessarily increasing the total amount of consumed bus 
bandwidth. Figure 4 gives an example where two partitioned tests are interleaved. 
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Figure 4. An example of test set interleaving Partitioning a test set into several test sequences can introduce time overheads for the partitioned tests 
due to the switching of different tests that are interleaved [22]. Therefore, increasing the number of 
partitions can lead to longer test time. On the other hand, less number of test partitions does not necessarily 
reduce the test time, especially when the interference between the different test are considered. Therefore, 
elaborately selecting the number of partitions for every test is very important to solve the problem of 
minimizing the total test time. When the number of partitions for each test has been decided, the rest of the 
problem is how to schedule all the test sequences such that the test time is minimized under the limitation 
of the total available bus bandwidth. Note that our test scheduling problem is similar to a rectangular 
packing problem, while the partitioning and interleaving of test sets and the introducing of cooling spans 
between partitioned test sequences makes our problem even more complex. 
Figure 5 gives a motivational example that explains the significance of our optimization problem. In 
Figure 5(a), a feasible test schedule is generated for three test sets, TS1, TS2, and TS3. The three test sets are 
partitioned into 5, 3, and 2 test sequences, respectively. In Figure 5(b), all the three test sets are 
repartitioned, with the number of partitions 4, 4, and 3, respectively. A new test schedule is then generated 
and the test time is reduced. This example shows the possibility to find a better solution among alternative 
partitioning schemes and test schedules. Note that by selecting different number of partitions, the cooling 
spans between test sequences are also changed. For example, the cooling spans between the partitioned test 
sequences of the test set TS1 in Figure 5(a) is longer than that in Figure 5(b), since the test sequences in 
Figure 5(a) have longer length. 
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(a)  A feasible test schedule 
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(b) An alternative test schedule with a shorter test time 
Figure 5. A motivational example that illustrates our optimization problem 
 
5. Problem formulation 
Suppose that a system S, consisting of n cores C1, C2, ... , Cn, has the test architecture illustrated in 
Figure 1. Each core in the system is connected to the test bus with a constant number of TAM wires Wi. 
The total test bus bandwidth is B (∀Wi ≤ B). The systems has the maximum tolerable temperature TMmax 
which should not be violated for any cores at any time. Each core Ci (i = 1, 2, ... , n) is assigned a test set 
TSi which consists of li (li > 0) test patterns. Moreover, a test set can be partitioned into a number of test sequences. Suppose that test set TSi is partitioned into mi (1  ≤ mi ≤ li) test sequences. With TSij 
(j = 1, 2, ... , mi) we denote the j-th test sequence of test set TSi. Note that when mi = 1, the test set has only 
one partition and the term “test sequence” is referred to the entire test set in this case, if not mentioned 
otherwise.  
In order to reduce the required memory for storing the start time and length of each partition, and also to 
reduce the complexity of the test controller, we assume that the test partitions in the same test set have 
identical time durations except the first one
2 and the last one. For the same reason, the cooling span 
between two consecutive test sequences from the same test set should be of identical length as well. 
Each partitioning scheme has three parameters, the number of partitions mi, the time duration of the first 
test sequence li1, and the cooling span di between two consecutive test sequences. Each test starts at time ti 
which is equal to the start time of the first partition in the same test set. 
ti = ti1
The number of partitions and the test start time is decided during the optimization. The start time tij and 
finishing time eij of the test sequence TSij can be calculated as follows. Note that oi is the time overhead. 
tij = ti,j-1 + li,j-1 + di + oi   (2 ≤ j ≤ mi , 1 ≤ i ≤ n) , 
eij = tij + lij   (1 ≤ j ≤ mi , 1 ≤ i ≤ n)  
The last test sequence in each test set is special since its finishing time is the end of the whole test set. 
Thus the finishing time ei of the test set TSi is 
i m i i e e , =
 
and the total test application time TTT for testing all cores is the maximum of all single test finishing times. 
( )
i m i n i e TTT , 1 max
≤ ≤ =
 
The total test application time TTT is the cost function of our optimization problem, and our objective is 
to find the optimal solution {(mi
* , ti
*) | i = 1, 2, ... , n} such that the total test application time is minimized, 
subject to the following two constraints: 
1. the total amount of test bus bandwidth used by the concurrent test sequences at any time moment is 
less than the total allowable bandwidth, that is 
B W
x p
k k ≤ ∑ =1  
where px is the number of concurrent test sequences at any time moment x.  
2. the temperature of each core TMi,x at any time moment x should be less than the temperature upper 
limit TMmax , i.e.  
TMi,x ≤ TMmax
We assume that a test TSi is started when the core has the ambient temperature TMamb , and the test set 
has to be partitioned into a number of test sequences if the entire test is so long that the temperature of the 
core goes over the TMmax before completion. The length of each partition and the total number of test 
sequences also depends on the cooling span di between two consecutive test sequences. This is because a 
longer cooling span leads to a lower temperature for the succeeding test sequence to start at, and therefore 
the succeeding test sequence can be longer which leads to a smaller number of test sequences. It is 
important to find a possible interval of the number of partitions for each test set, since our optimization 
algorithm explores alternative partitioning schemes between the minimum and maximum values in the 
interval: Ii = [Ii,min , Ii,max] (i = 1, 2, ... , n) 
We used the temperature simulation to find the interval Ii of the number of partitions for each test set TSi. 
It is obvious that a relatively long time is needed in order to cool down a core to the ambient temperature, 
as the temperature decreases slowly at a lower temperature level (see the dashed curve in Figure 6). Thus 
we let a core to be cooled down until the slope of the cooling curve reaches (-1), and then we start the next 
test sequence. We define the number of partitions obtained by using this approach as the minimum value of 
the exploration interval Ii, denoted with Ii,min, which is applicable for our problem. In Figure 6, the example 
illustrates a test set TSi partitioned into four test sequences (TSi1 to TSi4), which gives the minimum number 
of partitions. Through experiments, we have found that the actual number of partitions for a test set in the 
                                                           
2 We assume the first test partition starts from the ambient temperature and is not terminated until the core temperature 
reaches the allowed upper limit. optimal solution is close the minimum value Ii,min. Thus we consider the upper limit of the interval Ii as 
Ii,max = K + Ii,min, where K is a constant fixed by the designer. Thereafter, the exploration interval Ii = [Ii,min , 
Ii,max] (i = 1, 2, ... , n) for core Ci is taken as an input to the optimization algorithm. 
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Figure 6. An example of test set partitioning 
 
6. Constraint logic programming model 
We have used constraint logic programming (CLP) to model the test set partitioning and scheduling 
problem and find the optimal solution.  
CLP provides supports to define relationships or constraints among entities and let programmers focus 
on formulating the problems in their application domains [23]. CLP usually uses logic programming 
language to describe the constraints and finds feasible solutions for the specified problems. Some CLP 
tools also provide solvers to find the optimal solution using branch and bound or exhaustive search. We use 
CHIP [24] in our work. 
In our work, there are two sets of decision variables, one is the number of partitions mi for core Ci and 
the other is the start time ti of the test for the core Ci. For a particular number of partitions, a test 
partitioning scheme is generated for the corresponding core. The two decision variables are instantiated 
during the optimization, and test schedules that satisfy the constraints are explored. In the end, the solver 
finds the optimal solution which provides the minimal total test application time. 
We formulate the constraints for our problem as: 
•  Test sequences belonging to the same test set have to be applied in a particular order, i.e. the start 
time of a test sequence is equal to the finish time of the previous test sequence belonging to the 
same test set plus the cooling span. 
ti,j+1 = eij + di + oi
•  The finishing time of a test sequence is equal to its start time plus the duration of the test sequence. 
eij = tij + lij
•  The finishing time of a test is equal to its start time plus all the test sequence duration and the all the 
cooling span between any two consecutive test sequences. 
( ) 1
1 − × + + = ∑ = i i
m
j i i i m d l t e
i
 
•  The total amount of bandwidth consumed by all the test sequences applied in parallel should be less 
than the test bus bandwidth limit. 
B Wk ≤ ∑  
 
 7. Experimental results 
We have used the ISCAS’89 benchmarks as cores for the SoC designs to our experiments. Table 1 
shows the experimental results for five different SoC designs. The number of cores composing each 
generated SoC is listed in the first column of Table 1. For each SoC design, test patterns are generated for 
all cores in the design, and the switching activities are calculated for each test pattern. We used the 
approach in [25] to obtain the power consumption values, taking the switching activities of test patterns as 
inputs. HotSpot is used to find the total number of partitioning schemes for each SoC design, which are 
listed in the second column of Table 1. The imposed temperature limit is 90°C. 
We used the developed CLP formulation to generate the optimal test schedule by selecting the number 
of partitions and the start time for each test. The third column of Table 1 is the problem size of each design, 
which is the number of partitioning schemes multiplied by the number of cores. The total test time of the 
optimal solution for each design is shown in the fourth column and the optimization time is listed in the 
fifth column. 
When the test schedule for a design has been generated, we run the HotSpot temperature simulator for 
the generated test schedules to check if the temperatures of the cores were went over the upper limit. The 
simulation results confirm that the temperatures of cores are below the upper limit. 
Table 1. Experimental results for 5 different designs 
Number of Cores 
Total Number of 
Partitioning Schemes
Problem Size 
Total Test Times 
(# of clock cycles) 
CPU Times 
(ms) 
4 7  28  2775  2141 
12 8 96  8306  35359 
24 20  400  9789  47500 
36 20  720  10017  120219 
48 20  960  10941  881766 
 
We also did experiments to see how the optimization result is impacted by the given total number of 
partitioning schemes. In Table 2, four different number of partitioning schemes have been given to the 
optimization algorithm for the same design consisting of 6 cores. The optimal solution is the same in the 
three cases where the total number of partitioning schemes is 7, 10, and 15, respectively. In the case that 
the number of partitioning schemes is only 5, the total test time of the obtained solution is larger than those 
in the other three cases. This experiment shows that, for this design, the best solution does not correspond 
to the partitioning scheme found among the five alternative partitioning schemes, as indicated in the first 
line in Table 2. If we introduce 2 additional alternative partitioning schemes (see line 2 in Table 2), a better 
solution is found. However, more additional alternatives, up to 15, do not lead to better solutions. 
Table 2. Experimental results for one design with different number of partitioning schemes 
Number of Cores 
Total Number of 
Partitioning Schemes
Problem Size 
Total Test Times 
(# of clock cycles) 
CPU Times 
(ms) 
5 30  9574  10156 
7 42  9570  26031 
10 60  9570  31875 
6 
15 90  9570  39797 
 
8. Conclusions and future work 
In this paper, we have presented an exact approach to minimize the total test time for core-based 
systems which have a temperature upper limit and a bus bandwidth limit. Based on the proposed test set 
partitioning and interleaving technique, we used constraint logic programming to solve the optimization 
problem and obtained the optimal solution. Nevertheless, the optimization times for large designs are long. 
Therefore, a heuristic approach can be thought of as an extension of this work in the near future. References 
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